JPH051502B2 - - Google Patents

Info

Publication number
JPH051502B2
JPH051502B2 JP59109033A JP10903384A JPH051502B2 JP H051502 B2 JPH051502 B2 JP H051502B2 JP 59109033 A JP59109033 A JP 59109033A JP 10903384 A JP10903384 A JP 10903384A JP H051502 B2 JPH051502 B2 JP H051502B2
Authority
JP
Japan
Prior art keywords
host
ccw
access request
access
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59109033A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60252939A (ja
Inventor
Hisashi Tanido
Hiroshi Maruoka
Takenosuke Harada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP59109033A priority Critical patent/JPS60252939A/ja
Publication of JPS60252939A publication Critical patent/JPS60252939A/ja
Publication of JPH051502B2 publication Critical patent/JPH051502B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59109033A 1984-05-29 1984-05-29 ディスクマルチ制御処理方式 Granted JPS60252939A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59109033A JPS60252939A (ja) 1984-05-29 1984-05-29 ディスクマルチ制御処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59109033A JPS60252939A (ja) 1984-05-29 1984-05-29 ディスクマルチ制御処理方式

Publications (2)

Publication Number Publication Date
JPS60252939A JPS60252939A (ja) 1985-12-13
JPH051502B2 true JPH051502B2 (en]) 1993-01-08

Family

ID=14499904

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59109033A Granted JPS60252939A (ja) 1984-05-29 1984-05-29 ディスクマルチ制御処理方式

Country Status (1)

Country Link
JP (1) JPS60252939A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09156305A (ja) * 1995-12-08 1997-06-17 Kokuyo Co Ltd 陳列什器のキャスター取付構造

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09156305A (ja) * 1995-12-08 1997-06-17 Kokuyo Co Ltd 陳列什器のキャスター取付構造

Also Published As

Publication number Publication date
JPS60252939A (ja) 1985-12-13

Similar Documents

Publication Publication Date Title
US6081851A (en) Method and apparatus for programming a remote DMA engine residing on a first bus from a destination residing on a second bus
JPH06309230A (ja) バススヌ−プ方法
US6725348B1 (en) Data storage device and method for reducing write misses by completing transfer to a dual-port cache before initiating a disk write of the data from the cache
JPH051502B2 (en])
JPH0447350A (ja) 主記憶読み出し応答制御方式
JPH07111711B2 (ja) 処理終了割込制御システム
JPS60258670A (ja) デ−タ授受方法
JPH044455A (ja) メモリアクセス調停回路
JP2825589B2 (ja) バス制御方式
JPH0424733B2 (en])
JPH05334012A (ja) 大容量化ディスク制御装置
JPH0820934B2 (ja) ディスクキャッシュ制御方式
JPH0376501B2 (en])
JPS6028023B2 (ja) 入出力命令高速化方式
JPH0792730B2 (ja) データ先読み制御方式
JPH02234255A (ja) 入出力制御方式
JPH0415490B2 (en])
JPH01119849A (ja) 多重プロセッサシステム
JPH03233780A (ja) バスアクセス方式
JPH01302448A (ja) 情報処理装置
JPH0520259A (ja) プロセツサモジユールの内部バス制御方式
JPS5847730B2 (ja) メモリアクセス制御方式
JPH0321941B2 (en])
JPH04243459A (ja) ダブルバッファ制御方式
JPH0457145A (ja) マルチプロセッサシステム